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Abstract- The complexity of GaAs FET VLSIclrcuits is limited by the maximum
power dissipation while the uniformity of the device parameters determines the
functional yield. In this work, novel digital GaAs FET circuits are presented
that eliminate the de power dissipation_ reduce the area to 50% of that of
the conventional static circuits and its larger tolerance to device parameters
variations, results in higher functional yield.
1 Introduction
GaAs technology is used in the fabrication of ultra fast digital integrated circuits. The
availability of such circuits is critical for many applications such as Gigabit communication
systems and super fast computers [1]. The GaAs FET is fundamentally different from both
the MOSFET and the bipolar transistor. Figure 1 highlights these differences.
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Figure 1: Fundamental differences between devices
Because of these differences, the bipolar and MOS logic families and circuit techniques
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Figure 2: Static GaAs FET logic families
Because ot tb.ese diffe_nces, tI_e _[l_oiar:anc_ _0_; 1Fog_cfamiiie_ and circuit techniques
will be less successful if applied directly without modification to the GaAs technology.
Figure 2 shows the most Commonly used static GaAs FET logic famines [Z].
In any of the two logic state, all these circuits will dissipate dc power: Tt_s ac c:ofi'i_c_
nent accounts for 90% of the total power [2]. The power dissipatlon limits the maximum
number of gates to 15,000 assuming a maximum allowable chip power of 5 watts [2]. On
the other hand, the ratio of the threshold voltage variation to the noise margin is critical
for determining the IC electrical yield. It is shown that if the threshold voltage __
is changed from 90 my to 150 my, the circuit s_ze Shouid be reduced from Z0,000 to ZOO
gates to maintain 50% yield [2]. This illustrates that the threshold voltage must be tlght_ly
controlled for acceptable yield. In this paper, a novel circuit technique [3]-[6] is applied to
GaAs HFET technology to overcome tl/ese two main limitations. The new memory and
logic circuits do not dissipate any dc power, are less sensitive to threshold voltage variation
and have very SrhaII size.
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2 The D-Type Flip Flop
An intermediate stage of a dynamic shift register is shown on Figure 3 a. The D-type flip
flop uses depletion type transistors with threshold voltage of (-0.7 volts). Figure 3 b shows
the clock and input waveforms and the logic levels.
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Figure 3: M/S dynamic D-type Fllp Flop (intermediate stage)
During tl, Phi2 = 0 volts. The master section is in the sample phase. The input data
is stored on the capacitor C1. It is charged to 2 volts or discharged to 0 volts for V_,,
being logical 1 or 0 respectively. The capacitor C2 is precharged to approximately 3.5 volts
through J2 (Phil = -3.5 volts). The slave section is in the evaluation phase. Transistor
,/3 is cut off and the drain voltage of J2, VD2 = 0 volts, thus providing a reference voltage
for evaluating the stored data on C3. If C3 is charged, ,/4 is turned off and the precharged
capacitor C4 retains its voltage to represent logic 1. However, if C3 is discharged, J4 is
turned on and C4 is discharged to represent logic 0. During t2, the roles of the master and
slave sections are interchanged. Figure 4 shows the output stage of the shift register.
The capacitor C4 is replaced by a pull up device for interfacing with static logic (DCFL).
The simulation results for the output stage are shown in Figure 5. The device model
accounts for the second order effects and is accurately calibrated to a 1 um HFET process.
Figure 5(a) shows that V_, is delayed by one clock period with respect to V_,, which verifies
the operation of the D-Type flip flop at 2 GHZ. Figure 5(b) shows the waveforms VD1, VD2
and VD3 which correspond to the drain voltage of J1, J2 and J3 respectively.
Table 1 compares the dynamic and static (DCFL) implementations of the D-Type flip
flop.
Each section of the DCFL (M/S) Fllp Flop uses two inverters for the static memory
cell, two depletion transistors (clocked transmission gates) and two DCFL super butters,
as shown in Figure 6, to properly buffer the memory cell from the direct and capacitive
coupling caused by the clock signals driving the transmission gates. This DCFL imple-
mentation requires 24 transistors of both depletion and enhancement types. Table 1 shows
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Figure 4: M/S dynamic D-type Fllp Flop (Outpui stage}
Dynamic FF Static FF
Power 0.4 mw 4 mw
Number of 4 transistors
devices 4 capacitors 24 trnsistors
Relative area 0.3 i
Noise margin
(NM) 500 my 200 my
.... :=
E
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Table 1: Dynamic aiad static impiementations of the D-Type flip flop
z
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Figure 5: Voltage waveforms of the M/S D-Type Flip Flop
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Figure 6-: DCFL implementation of one section of the M/S D-Type FLip Flop
that the dynamic circuit has significant savings in both power dissipation and area. The
larger functional yield can be measured by the ratio of the threshold vo|tagevariation to
the noise margin. Figure 5 shows that V_I swings between -1.2 and 0 volts with a threshold
voltage of-0.7 volts. This relatively large noise margin makes the circuit operation less
sensitive to threshold voltage variations and results in a larger functional _e!d.
|
" "-_ ' implementation3 Logm clrCmts ' _- •
The basic dynamic circuit can also be used to implement the AND, OR, and complex logic
functions. The operation of the basic circuit is similar to that of the dynamic flip flop.
Figure 7 summarizes the operation.
B 1 C J2
0 Discharged ON
1 Charged OFF
Figure 7: Basic dynamic logic circuit
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Figure 8: The dynamic AND function
When the input is logic 0, the capacitor C is discharged during the sampling phase and
the transistor J2 will turn on during the evaluation phase. Similarly, if the input is logical
1, the capacitor is charged during the samphng phase causing 3"2 to turn off during the
evaluation phase.
An AND function is realized by connecting two ceils in parallel as shown in Figure 8.
During the evaluation phase, the output will remain charged (representing logic 1) if both
•/1 and J2 are turned off. This corresponds to A = B = 1 during the sampling phase. Any
other combination for the values of the inputs A and B will result in at least one of Jx or
J2 being turned on and causing the output to correspond to logic 0.
The OR function is implemented by connecting cells in series as shown in Figure 9.
During the evaluation phase, the output will be discharged only if both J1 and ,/2 are
turned on. This corresponds to A = B = 1 during the sampling phase. If A or B is logic
1, at least one of the transistors J1 or J2 will be turned off during the evaluation phase.
This causes the output to remain charged and correspond to logic 1.
Complex logic gates can be realized by parallel and series connections of the basic
circuit as shown in Figure 10. In this example the output F will remain charged during
the evaluation phase if either (C and D) are logic 1 during the sampling phase or (A and
B) are logic 1. This ensures that there is no discharge path from the output to ground
during the evaluation phase.
It is seen that these logic circuits do not dissipate any dc power. Also, since only one
type (depletion) of transistors is used, the circuits are less sensitive to process and threshold
voltage variations. It is noted that when the clocked depletion transistors are turned on,
VGs = 0 volts and the transistors do not draw any gate current. Vcs can be increased
to about 0.4 volts, which will keep the gate current negligibly small while increasing the
driving capability of the clocked transistors and the noise margin of the circuit. This will
also enhance the operating speed.
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Figure 9: The dynamic OR function
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Figure 10: The dynamic Complex Logic gate
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4 Conclusions
The new dynamic circuits eliminate the dc power and have large noise margin and small
size. Compared to the static implementation using the DCFL, the use of the dynamic
circuits results in (50-70)% reduction in the area. The noise margin and therefore the
electrical functional yield is increased by a factor of 2.5 and the total power dissipation is
reduced by 90% at a switching speed of 2 GHZ. These significant improvements allow an
order of magnitude higher level of integration with acceptable functional yield and power
dissipation.
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